BAbakul·Dec 27, 2023
Have you looked at/used Bluespec SystemVerilog? If so, any comments based on your experience?
https://github.com/B-Lang-org/bsc
In Chisel: A Modern Hardware Design LanguageB-Lang-org
bsc
Haskell2020–2023
B-Lang-org / bsc
bsc
Bluespec Compiler (BSC)
15Distinct people
15Mentions
0Explicit recommenders
1.2KGitHub stars
What to know before exploring
What it is
Bluespec Compiler (BSC)
GitHub
Where it is used
No documented product use was verified in the last source check.
What people are saying
No recommendation phrase was found in the indexed comments.
No classified warning is attached to this page. Read the discussions before treating silence as approval.
Also in these discussions
No other repository is repeatedly linked in the same discussions.
This week on Hacker News
Nov 7–Nov 14 UTC · Direct repository links and separately labeled related project stories. Indexed through 11/14/2026, 3:56:07 PM UTC.
No direct repository links were found in the indexed HN discussions over the past seven days. Older discussions are available below.
Mentions over time
HN mentions by year15 dated mentions
Observed mentions: 2020-02-06 10:57:17 UTC to 2023-12-27 15:12:33 UTC.
Counts come from the repository’s dated source evidence. Index cutoff: 2026-11-02 08:16:59 UTC.
View mention counts and date ranges
| Period | Start (UTC) | End (exclusive, UTC) | Mentions | Submissions | Comments |
|---|---|---|---|---|---|
| 2020 | 2020-01-01 00:00:00 UTC | 2021-01-01 00:00:00 UTC | 6 | 3 | 3 |
| 2021 | 2021-01-01 00:00:00 UTC | 2022-01-01 00:00:00 UTC | 3 | 0 | 3 |
| 2022 | 2022-01-01 00:00:00 UTC | 2023-01-01 00:00:00 UTC | 3 | 1 | 2 |
| 2023 | 2023-01-01 00:00:00 UTC | 2024-01-01 00:00:00 UTC | 3 | 0 | 3 |
What Hacker News says
15 sourcesWhat are your thoughts around WebAssembly, Typed Assembly [1] and will you be using BlueSpec [2] to implement these ideas in hardware?
[1] https://www.semanticscholar.org/search?q=typed%20assembly%20...
namely, Greg Morrisett and Neal Glew's work
https://www.semanticscholar.org/author/J.-G.-Morrisett/14364...
https://www.semanticscholar.org/author/MorrisettGreg/1643921... (semantic scholar incorrectly thinks there are two Greg Morrisetts)
https://www.semanticscholar.org/author/Neal-Glew/1710858
[2] https://github.com/B-Lang-org/bsc
In Higher-Order Virtual Machine (HVM)Many companies do just write entire modern SoCs in straight Verilog (maybe with some autogenerated Verilog hacked in there) with no other major organization tools aside from the typical project management stuff. The load-store unit of a modern CPU alone easily exceeds 10k lines of Verilog. It's a similar thing as people who work with kernels—after all, the page table management code in a modern operating system like Linux is absolutely monstrous but still people are able to understand it well enough to be able to make the changes they need and get out.
If you are interested in other languages which hope to make this sort of stuff easier, I'd recommend taking a look at design productivity languages like Chisel and it's associated Chipyard [1], SpinalHDL [2], and Bluespec [3]. Each of these are meant to make defining extremely complex hardw
Read the rest
are more manageable for humans and there's a lot of interesting work going on right now with each of them.
[1] https://github.com/ucb-bar/chipyard
[2] https://github.com/SpinalHDL/SpinalHDL
[3] https://github.com/B-Lang-org/bsc
Yes, but where is the actual Verilog for the cores?
At least BlueSec doesn't seem to be a proprietary dialect: https://github.com/B-Lang-org/bsc (BSD License)
In Building the SHAKTI MicroprocessorBluespec was open sourced slightly over two years ago:
https://twitter.com/bluespec/status/1225184669978841090
https://github.com/B-Lang-org/bsc
Indeed seems Bluespec Inc. has pivoted to RISC-V CPU IP. No obvious mention of BSV on their webpage (https://bluespec.com/)
In Verilog Is WeirdBluespec hardware design language and simulation tools
1 points · Open discussionAnd I've been involved in a project that's making heavy use of Bluespec: https://github.com/B-Lang-org/bsc/
Same problem though - you have to transpile it down to Verilog to use it in anything beyond a simulation.
In MyHDL: Using Python as a hardware description and verification languageHas anyone worked with BlueSpec https://github.com/B-Lang-org/bsc How does it compare to nMigen. Recently heard oxide computer folks talking about it and they were all gungon about it.
In Designing a RISC-V CPU, Part 1: Learning hardware design as a software engineerFPGA Thread: Bluespec SystemVerilog is now completely open source, very nice HDL although quite opinionated.
https://github.com/B-Lang-org/bsc
it's Haskell underneath (https://xkcd.com/356/)
In FPGA dev board that's cheap, simple and supported by OSS toolchainBluespec Hardware Description Language
1 points · Open discussionGoogle is also investing some developer time on Bluespec since it was opensourced (https://github.com/B-Lang-org/bsc). I wonder if these projects make part of a bigger plan at Google.
In XLS: Accelerated HW SynthesisIn addition to Chisel and SpinalHDL, BlueSpec is now open source! [0]
Among the available options, I remember people being very happy with BlueSpec even before, and now you don't really have many excuses.
[0]: https://github.com/B-Lang-org/bsc
In FPGA: Why So Few Open Source Drivers for Open Hardware?Bluespec is still around and actually got open-sourced recently! [0] The Bluespec company is focused on using their tools to build RISC-V cores: https://bluespec.com/
[0]: https://github.com/B-Lang-org/bsc
In Clash: A modern, functional, hardware description languageBluespec hardware description language compiler
4 points · Open discussionBluespec Compiler is now open-source
5 points · Open discussion